DeCap Optimization | Sigrity OptimizePI Technology

Designers tend to place large number of decoupling capacitors on PDNs to control impedance and EMI. But unplanned numbers and placement might lead to over design and overshoot your budget. You can easily balance the cost with performance by optimizing the decoupling capacitors in the design using Sigrity Optimize PI solution.

Learn more about Sigrity X: https://www.cadence.com/en_US/home/tools/system-analysis/signal-and-power-integrity/sigrity.html

Get a Free Trial of Cadence OnCloud Platform for the Multiphysics Analyst: https://www.cadence.com/en_US/home/solutions/cadence-cloud/oncloud.html

Subscribe to our Channel: https://www.youtube.com/c/CadencePCBDesignandAnalysis?sub_confirmation=1

Disclaimer:

This video may have been recorded prior to changes made to the product’s user interface, or the video may be based on an earlier release of the product. The concepts and workflows conveyed in this video still apply to the current release of the product.

Stay Connected by Following On –  

Twitter: https://twitter.com/CadenceSDA

LinkedIn: https://www.linkedin.com/company/cadence-design-systems/

Facebook: https://www.facebook.com/CadenceSDA

#Sigrity #OnCloud #CadenceDesignSystems