Demonstrating the step-by-step process for generating circuit-ports by defining circuits at the signal and power nets locations on a layout file in PowerSI.
